

2-bit adder: add 2 2-bit numbers

Syntax (consistent w/ Verilog)

a group of bits \Rightarrow "bus" (not an array)

will have a LSB & MSB

represent as $A[\text{highest: lowest}]$ left to right
MSB \uparrow LSB \uparrow

just like binary number

so 2-bit bus is $A[1:0]$ bit 0 \Rightarrow LSB
1 \Rightarrow MSB
MSB on left \uparrow LSB on right \uparrow

5-bit bus is $A[4:0]$

you can use $A[0:4]$ but then LSB is on left

let A, B be 2-bit buses: $A[1:0], B[1:0]$


LSB of A is A_0 , MSB of A is A_1 , etc for B

construct $S = A + B$ arithmetic

conceptually: in decimal we add digits, starting with LD ($D = \text{digit}$) and carrying

$$\begin{array}{r} 1 \\ 75 \\ + 26 \\ \hline 101 \end{array}$$


for $A+B$ 1st add LSBs $A_0 + B_0$



for $A_1 + B_1$ construct truth table

A_1	B_1	C_{in}	Sum
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	1

} Sum is 2 bits




x	y	C_{in}	S	C
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1


$$\begin{aligned}
 S &= \bar{x}y\bar{C}_{in} + x\bar{y}\bar{C}_{in} + \bar{x}yC_{in} + xyC_{in} \\
 &= (\bar{x}y + x\bar{y})\bar{C}_{in} + (\bar{x}y + xy)C_{in} \\
 &= (x \oplus y)\bar{C}_{in} + (x \oplus y)C_{in} \\
 &= x \oplus y \oplus C_{in}
 \end{aligned}$$

$$\begin{aligned}
 C &= xy\bar{C}_{in} + \bar{x}yC_{in} + x\bar{y}C_{in} + xyC_{in} \\
 &= xy(\bar{C}_{in} + C_{in}) + (\bar{x}y + x\bar{y})C_{in} \\
 &= xy + (x \oplus y)C_{in}
 \end{aligned}$$


now can draw network for $S[1:0], C$




another way to show it:




"full" adder:



Then 2-bit adder:



How would you construct 4-bit adder?



Can construct n-bit adder w/ 1 half, n-1 full adders

Caveat: last full adder has to wait for previous adders to finish

- => this is an example of "sequential" logic
- => there are ways to construct an adder that is not sequential, but has more parallelism

parallel logic would involve more gates

\Rightarrow often the case that #gates $N \propto$ total time to complete circuit T is \sim constant

\Rightarrow can decrease T by increasing N
or " N " " " T

digital uncertainty principle!